This paper presents an ultra-low temperature coefficient subthreshold voltage reference, which is based on a novel compensation principle without using any resistors or operational amplifiers. Being implemented on a 0.18 µm standard CMOS process, the post-layout simulation results show that the proposed design achieves a minimum temperature coefficient (TC) of 2.1 ppm/°C over the temperature range of −40°C to 100°C with a 1.2 V supply voltage. This proposed design also shows the worst line regulation of 0.034%/V at room temperature, when the supply voltage varies from 1.2 V to 1.8 V. Due to the elimination of resistors and amplifiers, the circuit area is at least 91% less than existing designs.
Introduction
Voltage references are indispensable in many systems, such as ADCs, TCXOs, etc. [1, 2] . In general, bandgap references based on vertical bipolar transistors are often used in these systems [1] . With the rapid popularity of portable devices, the need for low power supply voltage, small size, and low current consumption is increasing. The low current consumption bandgap references need large resistors to decrease currents, which largely increase the chip areas [1, 3] . Therefore, all-MOSFET voltage references based on sub-threshold MOSFETs have been developed in recent years [1, 4, 5, 6, 7, 8, 9, 10] . These all-MOSFET voltage references can operate at low current consumption and small chip sizes. However, due to the inaccuracy of the temperature compensation principle, these voltage references can only achieve an optimal TC of 7 ppm/°C [1, 4] . Based on this design challenge, this paper proposes a new compensation principle without using any resistors or amplifiers. The proposed voltage reference reaches a low TC of 2.1 ppm/°C.
The principle of proposed voltage reference
The schematic of the proposed all-MOSFET voltage reference is shown in Fig. 1 . The circuit consists of a startup circuit, a current source circuit, and a voltage reference generation circuit. The startup circuit provides a bias current for the current source circuit and helps to get rid of degeneration during a power-up phase. The current source circuit provides a reference current for the voltage reference generation circuit. All the transistors are 1.8 V MOSFETs, except that MN5 is a 5 V MOSFET.
If a MOSFET operates in a sub-threshold region, and its drain-source voltage exceeds 100 mV, its drain current can be approximately expressed as [4] where μ is the carrier mobility, C OX is the gate oxide capacitance, K is the aspect ratio of a MOSFET, V T ¼ k B T=q is the thermal voltage, k B is the Boltzmann constant, T is the absolute temperature, q is the electron charge, V GS is the gatesource voltage, V TH is the threshold voltage, η is the sub-threshold slope factor [1] .
Among these device parameters, μ, V T and V TH are related to temperature. In a typical CMOS process, the carrier mobility μ of 1.8 V and 5 V NMOS transistors is almost equal. Due to the different V TH for 1.8 V and 5 V NMOS transistors, V THA and V THB are marked for 1.8 V and 5 V NMOS transistors, respectively. Despite that threshold voltages of MOSFETs are weakly dependent on their source-substrate voltages, for the sake of simplicity, the drain-induced barrier lowering (DIBL) effect is ignored in the following analysis. Moreover, C OXA and C OXB represent for 1.8 V and 5 V NMOS transistors, respectively. A and B are labeled for 1.8 V and 5 V NMOS transistors, respectively.
In Fig. 1 , MN1 and MN2 operate in strong inversion regions, while other transistors operate in weak inversion, or sub-threshold regions. The aspect ratio of MN2 and MN1 is 3:1. The aspect ratio of MN3 and MN4 is also 3:1. According to Eq. (1), the difference between the gate-source voltages of MN3 and MN4 can be expressed as [1] 
The currents flowing through MN1 and MN2 are equal and expressed as
Thus,
In Eq. (4), V T 2 is temperature dependent, while other parameters that are lumped into σ, are constant. In [1] , the temperature dependence of threshold voltage of a MOSFET can be expressed by 
Here V TH0 is the threshold voltage at 0 K (hypothetical), α is a negative constant. In our selected CMOS process, A is −0.76 mV/°C, and V THA0 is 688 mV for 1.8 V NMOS. For 5 V NMOS, B is −1.37 mV/°C, and V THB0 is 1352 mV in this process. The voltage at the node A of Fig. 1 can be expressed as
Where γ is a defined constant. In Eq. (6), γ is very small when compared with the term of B -A . Therefore, the TC of V A is negative. In order to compensate the negative TC of V A , MN7∼MN10 are adopted because MN7∼MN8 and MN9∼MN10 are two proportional to absolute temperature (PTAT) voltage generators [1] . The reference voltage V REF can be expressed as
If Eq. (7) is satisfied with the following condition in Eq. (8),
a fully temperature independent voltage reference can be obtained and its output is
The perfect aspect ratios of the MOSFETs are set under TT corner according to Eq. (8). However, η, μ, C OX and V TH vary with process variation, and therefore they worsen the temperature coefficient in different corners. From Eq. (4) to Eq. (7), we can know that the local mismatches of the MOSFETs can change the first order temperature coefficient in Eq. (7) . In order to correct the process variation and the mismatch effect, 5-bit trimming circuits for MN10 and MN8 are designed for the proposed voltage reference, as shown in Fig. 1 . The reference voltages at none-TT process corners and 27°C have large deviations with that at TT corners. This is because the threshold voltage differences for 5 V and 1.8 V NMOS transistors are quite large in these process corners. In addition, it is observed that the output voltage at TT corner is about 596 mV, which is smaller than the ideally expected value of 667 mV. This is because the threshold voltages of MN7∼MN8 and M9∼M10 are the functions of their source-substrate voltages. For example, the source voltage of MN7 is lower than that of MN8. Then the threshold voltage of MN7 is lower than that of MN8. Therefore V GSN 7 -V GSN 8 is lower than the ideal value in Eq. (7) , and thus brings extra deviation to the reference voltage. Fig. 2(d) shows the post-layout simulation results of output reference voltages as a function of temperature at TT corner with a supply voltage of 1.2 V to 1.8 V with the step of 0.1 V. The resultant worst line regulation (LR) at 27°C is 0.034%/V. Fig. 2(e) plots the distribution of output reference voltage after Monte-Carlo (MC) simulation at 27°C under 500 random mismatch samples. The mean value and standard deviation are 596.45 mV and 26.71 mV, respectively. Fig. 2 (f ) plots the distribution of TC after Monte-Carlo simulation under 500 random mismatch samples. The mean TC is 11.73 ppm/°C and the standard deviation is 8.3 ppm/°C. Fig. 3 shows the layout of the proposed voltage reference. Table I shows the comparison results with state-of-the-art works. Compared with [2] whose core circuit are BJTs, our design has advantages in the area and current consumption. Compared with [1, 4, 5] that are all-MOSFET voltage references, our design has advantages in TC and temperature range. The TC is reduced by at least 70% in the proposed design, which also covers the widest temperature range. 
Simulation and discussion

Conclusion
We present a new CMOS voltage reference by using a novel compensation principle without using any resistors or operational amplifiers. A 0.18 µm standard CMOS process is adopted to implement the proposed design. The results after postlayout simulation show that our design achieves a minimum TC of 2.1 ppm/°C over a temperature range of −40°C to 100°C under a 1.2 V supply voltage. At room temperature, the resultant worst line regulation is 0.034%/V over a supply voltage range from 1.2 to 1.8 V. Comparing with the existing sub-threshold voltage references in the literature, the proposed design achieves a supreme temperature coefficient and can operate in a wide temperature range. Due to the elimination of resistors and amplifiers, the circuit area is at least 91% less than these existing designs.
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